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MULTI - FIELD OVERLAY CONTROL IN JET 
AND FLASH IMPRINT LITHOGRAPHY 
GOVERNMENT INTERESTS 
area imprinting capability is not enough . It is also necessary 
to have large area overlay reduction capability , which 
includes reducing both inter - field ( or wafer level grid errors ) 
as well as intra - field overlay errors . In other words , each 
5 field in a wafer might have intra - field overlay errors as well 
as wafer level grid errors . It is currently difficult to inde 
pendently reduce all of these error components in a multi 
field template thereby presenting a challenge to multi - field 
overlay limiting J - FIL ' s throughput for CMOS applications . 
This invention was made with government support under 
Grant No . EEC1160494 awarded by the National Science 
Foundation . The U . S . government has certain rights in the 
invention . 
10 
TECHNICAL FIELD SUMMARY 
The present invention relates generally to imprint lithog In one embodiment of the present invention , a template raphy , and more particularly to multi - field overlay control comprises multiple lithography fields for imprinting at mul ( e . g . , sub - 5 nm ) in Jet and Flash Imprint Lithography 15 tiple locations simultaneously . The template further com ( J - FIL ) . prises multiple holes machined in unpatterned regions to 
BACKGROUND reduce inter - field mechanical coupling and permit overlay control over the multiple lithography fields simultaneously . 
Imprint lithography is ideally suited for sub - 25 nm pat - 20 In another embodiment of the present invention , a wafer 
terning applications , with sub - 3 nm large area patterning system comprises a wafer comprising an array of fields , 
demonstrated in research . It offers significant advantages where two or more fields of the array of fields are lithog 
over other lithography techniques , such as self - aligned raphy fields for imprinting at multiple locations simultane 
double patterning ( SADP ) and directed self - assembly ously . The wafer system further comprises a grid of heating 
( DSA ) in terms of cost and pattern complexity . Recent 25 cooling elements underneath each of the two or more 
advances in defect and overlay control in Jet and Flash lithography fields causing thermal expansion and contrac 
Imprint Lithography ( J - FIL ) , a specific form of imprint tion resulting in overlay reduction . 
lithography , have set - up J - FIL as a close contender to SADP In a further embodiment of the present invention , a wafer 
for manufacturing cost - sensitive devices , such as advanced system for photolithography , comprises a grid of heating / 
memory . 30 cooling elements underneath a field being lithographed 
One of the ongoing issues with imprint lithography is causing thermal expansion and contraction resulting in 
lower throughput in comparison to photolithography ( at reduction of the following overlay errors : trapezoidal errors 
least for CMOS devices ) . Throughput is governed mainly by y in X and Y , orthogonality errors and higher order errors . the area over which overlay can be controlled . J - FIL uses a In another embodiment of the present invention , a system field size of 26 mmx33 mm to enable mix and match with 35 comprises a template comprising multiple lithography fields photolithography scanners . With current overlay techniques , for imprinting at multiple locations simultaneously . The J - FIL can pattern only a single such field in one imprint . This 
limits the throughput to about 20 wafers per hour . template further comprises multiple holes machined in 
For single field overlay in J - FIL , eight alignment cor unpatterned regions to reduce inter - field mechanical cou 
rectibles are compensated as shown in FIGS . 1A - 1H . FIG . 40 pling and permit overlay control over the multiple lithog 
1A illustrates the alignment correctible of the translation in raphy fields simultaneously . The system further comprises a 
X . FIG . 1B illustrates the alignment correctible of the wafer system comprising a wafer comprising an array of 
translation in Y . FIG . 1C illustrates the alignment correctible fields , where two or more fields of the array of fields are 
of rotation ( O ) . FIG . 1D illustrates the alignment correctible lithography fields for imprinting at multiple locations simul 
of the magnification in X . FIG . 1E illustrates the alignment 45 taneously . The wafer system further comprises a grid of 
correctible of the magnification in Y . FIG . 1F illustrates the heating / cooling elements underneath each of the two or 
alignment correctible of the orthogonality ( V ) . FIG . 16 more lithography fields causing thermal expansion and 
illustrates the alignment correctible of the trapezoid in X . contraction resulting in overlay control . The overlay control 
FIG . 1H illustrates the alignment correctible of the trapezoid via the multiple holes and the grid of heating / cooling 
in Y . 50 elements control overlay in a coordinated manner . 
Alignment values are obtained at each corner of a field In a further embodiment of the present invention , a 
using alignment marks , and are linearly transformed into the computer program product for locating optimal locations of 
eight alignment correctibles ( translation , rotation , etc . ) . The holes in a template , the computer program product compris 
rigid body errors — translation in X , Y and rotation are ing a computer readable storage medium having program 
reduced by the wafer stage . The five scale / shape errors ( X Y 55 code embodied therewith , the program code comprises the 
magnification , orthogonality , and X Y trapezoid ) are reduced programming instructions for receiving an initial population 
using the Magnification / Scale Control System ( MSCS ) . of optimization parameters . The program code further com 
Additional details can be found in the work of Cherala et al . , prises the programming instructions for calculating a com 
“ Nanoscale Magnification and Shape Control System for pliance matrix of the template for a current set of optimi 
Precision Overlay in Jet and Flash Imprint Lithography , " 60 zation parameters . The program code additionally comprises 
IEEE / ASME Transactions on Mechatronics , Vol . 20 , No . 1 , the programming instructions for determining a residual 
February 2015 , pp . 122 - 132 , which is hereby incorporated error for each of the error cases using the compliance matrix . 
by reference herein in its entirety . Furthermore , the program code comprises the programming 
Unlike photolithography , J - FIL is not fundamentally lim - instructions for identifying a maximum residual error out of 
ited by field size . In fact , whole wafer high resolution 65 the determined residual errors . Additionally , the program 
imprinting has been previously demonstrated for bit pat - code comprises the programming instructions for selecting 
terned media . But for large area CMOS applications , large the current set of optimization parameters to be utilized to 
US 10 , 191 , 368 B2 
place the holes in the template in response to the maximum FIG . 12 shows an exemplary error state after first - order 
residual error converging or a number of iterations exceed errors have been reduced in accordance with an embodiment 
ing a threshold value . of the present invention ; 
Other forms of the embodiment of the computer program FIGS . 13 - 16 show some exemplary higher - order error 
product described above are in a method and in a system . 5 terms in accordance with an embodiment of the present 
The foregoing has outlined rather generally the features invention ; 
and technical advantages of one or more embodiments of the FIG . 17 illustrates reducing the inter - field coupling by 
present invention in order that the detailed description of the machining holes at carefully chosen locations on the tem 
present invention that follows may be better understood . plate in accordance with an embodiment of the present 
Additional features and advantages of the present invention 10 invention ; 
will be described hereinafter which may form the subject of FIG . 18 illustrates an embodiment of the present inven 
the claims of the present invention . tion of the hardware configuration of a computing device 
which is representative of a hardware environment for 
BRIEF DESCRIPTION OF THE DRAWINGS 15 practicing the present invention ; 
FIG . 19 is a flowchart of a method for locating the optimal 
A better understanding of the present invention can be location of the holes in a template in accordance with an 
obtained when the following detailed description is consid - embodiment of the present invention ; 
ered in conjunction with the following drawings , in which : FIG . 20 illustrates the topology and force location opti 
FIG . 1A illustrates the alignment correctible of the trans - 20 mized template geometry in accordance with an embodi 
lation in X ; ment of the present invention ; 
FIG . 1B illustrates the alignment correctible of the trans FIG . 21 is a table , Table 2 , showing that the template 
lation in Y ; performs significantly better than Yin ' s uniformly solid 
FIG . 1C illustrates the alignment correctible of rotation template for dual - field overlay in accordance with an 
( 0 ) ; 25 embodiment of the present invention ; 
FIG . 1D illustrates the alignment correctible of the mag - FIGS . 22A - 22B illustrate a 300 mm wafer system with a 
nification in X ; wafer that includes exemplary dual - field configuration and 
FIG . 1E illustrates the alignment correctible of the mag thermal actuators ( heaters / coolers ) placed underneath in 
nification in Y ; accordance with an embodiment of the present invention ; 
FIG . 1F illustrates the alignment correctible of the 30 FIG . 23 is a table , Table 3 , showing the results of a 
orthogonality ( Y ) ; computer simulation for evaluating the performance of the 
FIG . 16 illustrates the alignment correctible of the trap - wafer thermal actuation method in accordance with an 
ezoid in X ; embodiment of the present invention ; 
FIG . 1H illustrates the alignment correctible of the trap FIG . 24 is a table , Table 4 , showing the simulated per 
ezoid in Y ; 35 formance of the hybrid actuation scheme for gamma and 
FIG . 2 illustrates a pair of dual - imprinted fields in an array theta errors for dual and quad field cases in accordance with 
of fields on a 300 mm wafer in accordance with an embodi an embodiment of the present invention ; 
ment of the present invention ; FIG . 25 is a table , Table 5 , showing the initial error limits 
FIG . 3 illustrates applying correction forces at the edges for sub - 5 nm final overlay using hybrid actuation in accor 
of the template and measuring errors using alignment marks 40 dance with an embodiment of the present invention ; and 
located at the corners of each field in accordance with an FIG . 26 illustrates an exemplary chuck using small 
embodiment of the present invention ; vacuum pockets to prevent wafer bowing due to gas back 
FIG . 4 is a table , Table 1 , showing the results of a pressure in accordance with an embodiment of the present 
computer simulation for evaluating the performance of Yin ' s invention . 
method in accordance with an embodiment of the present 45 
invention ; DETAILED DESCRIPTION 
FIG . 5A illustrates the alignment correctible of the mag 
nification in X for a single field imprint applied to a field in While the following discusses the present invention in 
accordance with an embodiment of the present invention ; connection with improving throughput in jet and flash 
FIG . 5B illustrates the alignment correctible of the rota - 50 imprint lithography ( J - FIL ) , the principles of the present 
tion for the dual - field imprint applied to a field in accordance invention may be used in photolithography scanners for 
with an embodiment of the present invention ; improving shot image placement . A person of ordinary skill 
FIG . 5C illustrates the alignment correctible of the in the art would be capable of applying the principles of the 
orthogonality ( Y ) for the quad - field imprint applied to a field present invention to such implementations . Further , embodi 
in accordance with an embodiment of the present invention ; 55 ments applying the principles of the present invention to 
FIGS . 6 and 7 illustrate that the terms k1 and k2 represent such implementations would fall within the scope of the 
the first order errors corresponding to the translation in X present invention . 
and Y , respectively , in accordance with an embodiment of As discussed in the Background section , each field in a 
the present invention ; wafer might have intra - field overlay errors as well as wafer 
FIGS . 8 and 9 illustrate that the terms k3 and k4 represent 60 level grid errors . It is currently difficult to independently 
the first order errors corresponding to the magnification in X reduce all of these error components in a multi - field tem 
and Y , respectively , in accordance with an embodiment of plate thereby presenting a challenge to multi - field overlay . 
the present invention ; The principles of the present invention provide a tech 
FIGS . 10 and 11 illustrate that the terms k5 and k6 nique for multi - field sub - 5 nm overlay , which could sub 
represent the first order errors corresponding to orthogonal - 65 stantially improve J - FIL ' s throughput for CMOS applica 
ity and rotation , respectively , in accordance with an embodi - tions . While the principles of the present invention may 
ment of the present invention ; apply to whole wafer overlay , the description of the present 
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invention focuses on dual - field and quad - field overlay . An entirety . In particular , in U . S . Pat . No . 7 , 727 , 453 , the gap h2 
exemplary dual - field configuration is shown in FIG . 2 . ( see FIG . 15 ) is defined between the recessed region and the 
FIG . 2 illustrates a pair of dual - imprinted fields 201A substrate , while the gap hl ( see FIG . 15 ) is defined between 
201B in an array of fields 202 on a 300 nm wafer 200 in the field ( patterning region ) and the substrate ; and h1 is 
accordance with an embodiment of the present invention . 5 substantially lower than h2 . This enables capillary based 
Fields 201A - 201B may collectively or individually be inhibition of curable liquid thereby confining the curable 
referred to as fields 201 or field 201 , respectively . In one liquid to remain substantially superimposed with the pat 
embodiment , fields 202 , such as fields 201 , are lithography terning area . In the present invention , this precise liquid 
fields for imprinting at multiple locations simultaneously . In confinement allows for patterning of multiple separated 
such a configuration , close to two - thirds of the wafer fields 10 fields shown in FIGS . 5B - 5C — and then allows subse 
202 can be imprinted two at a time , giving an overall quent patterning of unpatterned fields without interference 
throughput gain of about 1 . 5x thereby resulting in lowering with the previously patterned fields . 
the cost for lithography . In addition to overlay error reduction over multiple fields , 
Dual - field overlay using template actuation has been the present invention can also use the topology optimization 
previously proposed before by B . A . Yin , “ Dual Field Nano 15 techniques , the template force actuation , and wafer thermal 
Precision Overlay , ” Master ' s Thesis , 2010 , pp . 1 - 40 , which actuation scheme to improve overlay errors , including 
is hereby incorporated herein by reference in its entirety . higher order overlay reduction in a single field and over 
Yin ' s method is an extension of the single field overlay multiple fields . The idea of higher order reduction over a 
technique of Cherala for a dual - field template ( discussed single field can also be applied to photolithography using 
below ) . In particular , as in Cherala ' s technique , correction 20 one or more of the three features listed below . 
forces 301A - 301B are applied at the edges of the template The general overlay state of a field can be described using 
302 and errors are measured using alignment marks located the following set of equations : 
at the corners of each field as shown in FIG . 3 in accordance dx = kl + k3 * x + k5 * y + K7 * x + + k9 * xy + k11 * y ? + k13 * x + with an embodiment of the present invention . k15 * x + y + k17 * xy2 + k19 * y3 + k21 * x4 + Referring to FIG . 3 , FIG . 3 illustrates a standard 17025 25 k23 * x * y + . . . . 
template 302 with corresponding dual - fields 201A - 201B . 
The two fields 201A - 201B shown are in Yin ' s dual field dy = k2 + k4 * y + k6 * x + k8 * y ? + k10 * xy + k12 * x + + k14 * y + 
configuration . The force application locations are shown by k16 * y + x + k18 * yx < + k20 * x + k22 * y4 + 
the arrows at the edges of template 302 . k24 * y * x + . . . . 
International Technology Roadmap for Semiconductors 30 where , dx and dy represent the orthogonal deformation state 
( ITRS ) projects that for the year 2017 DRAM overlay at any point ( x , y ) on the field . The coefficients in the 
requirements would be 4 . 0 nm 3 - sigma . Yin ' s method , while expansion represent specific deformation components — 
straightforward , is not sufficient for sub - 5 nm dual - field terms kl to k6 represent first order errors . kl and k2 
overlay . Table 1 , as shown in FIG . 4 , shows the results of a correspond to translation in X and Y as shown in FIGS . 6 
computer simulation for evaluating the performance of Yin ' s 35 and 7 , respectively , in accordance with an embodiment of 
method in accordance with an embodiment of the present the present invention . k3 and k4 correspond to magnification 
invention . As illustrated in FIG . 4 , it can be seen that the in X and Y as shown in FIGS . 8 and 9 , respectively , in 
final overlay for the considered error cases is not below 5 nm accordance with an embodiment of the present invention . k5 
for all error cases . and kó are equivalent to orthogonality and rotation as shown 
It is noted that tensile forces are allowed on the template 40 in FIGS . 10 and 11 , respectively , in accordance with an 
in the simulation . However , this is not possible on a real embodiment of the present invention . 
template since it is difficult to build a Magnification / Scale The first order terms generally constitute the bulk of the 
Control System ( MSCS ) which can push as well as pull the overlay errors . However , for state - of - the - art overlay control 
template . The problem can be solved by deliberately intro higher - order errors need to be corrected as well . FIG . 12 
ducing a fixed positive magnification type error while pat - 45 shows an exemplary error state after first - order errors have 
terning the template ( the positive magnification error emu - been reduced in accordance with an embodiment of the 
lates the effect of tensile forces ) . present invention . FIGS . 13 - 16 show some exemplary 
It is further noted that the dual - field configuration used higher - order error terms in accordance with an embodiment 
herein is the same as the exemplary dual - field previously of the present invention . 
discussed . The quad - field configuration has four fields 50 In one embodiment , the higher order overlay reduction is 
placed in the four corners of the rectangle defined by the two further enhanced by co - optimizing the capabilities of one or 
fields of the dual - field configuration as shown in FIG . 5C . more of the following features : 
Referring now to FIGS . 5A - 5C , FIG . 5A illustrates the Correcting overlay from the wafer side using wafer 
alignment correctible of the magnification in X for a single thermal actuators , 
field imprint applied to field 501 in accordance with an 55 Optimizing the topology of the template with selectively 
embodiment of the present invention . FIG . 5B illustrates the machined locations , and 
alignment correctible of the rotation for the dual - field Combining wafer - thermal and template actuation tech 
imprint applied to field 501 in accordance with an embodi niques to achieve significantly improved single and 
ment of the present invention . FIG . 5C illustrates the align multi - field overlay performance . 
ment correctible of the orthogonality ( y ) for the quad - field 60 In a uniformly solid template , as used in Yin ' s method , 
imprint applied to field 501 in accordance with an embodi - there is a large amount of mechanical coupling between the 
ment of the present invention . two fields . Therefore , the same method which can produce 
In one embodiment , for all the template configurations , it sub - 1 nm overlay for a single field cannot produce similar 
is assumed that the fields ( patterning areas ) are on a raised overlay for the dual - field case since error reduction in one 
region and all of the non - field areas are recessed . The details 65 field induces errors in the other field . The inter - field coupling 
of such recesses are provided in U . S . Pat . No . 7 , 727 , 453 can , however , be reduced by machining holes 1701 at 
which is hereby incorporated herein by reference in its carefully chosen locations on template 302 as shown in FIG . 
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17 in accordance with an embodiment of the present inven - drive . It is noted that the program for locating the optimal 
tion . Additionally , the locations of template correction forces locations of holes 1701 may reside in disk unit 1808 or in 
can be optimized to further improve performance using one application 1804 . 
of the following methods which are incorporated by refer Computing device 1800 may further include a commu 
ence herein in its entirety : ( 1 ) Bendsoe et al . , “ Topology 5 nications adapter 1809 coupled to bus 1802 . Communica 
Optimization — Theory . Methods and Applications . ” tions adapter 1809 may interconnect bus 1802 with an 
Springer - Verlag Berlin Heidelberg , 2003 ; ( 2 ) Tai et al . , outside network thereby allowing computing device 1800 to 
" Multiobjective Topology Optimization using a Genetic communicate with other devices . 
I / O devices may also be connected to computing device Algorithm and a Morphological Representation of Geom 
etry , ” 6th World Congress of Structural and Multidisci 10 1800 via a user interface adapter 1810 and a display adapter 1811 . Keyboard 1812 , mouse 1813 and speaker 1814 may plinary Optimization , Rio de Janeiro , 30 May - 3 Jun . 2005 , all be interconnected to bus 1802 through user interface Brazil ; and ( 3 ) Jakiela et al . , “ Continuum Structural Topol adapter 1810 . A display monitor 1815 may be connected to ogy Design with Genetic Algorithms , ” Comput . Methods system bus 1802 by display adapter 1811 . In this manner , a 
Appl . Mech . Engrg . , Vol . 186 , 2000 , pp . 339 - 356 . 15 user is capable of inputting to computing device 1800 As discussed above , the inter - field coupling can be through keyboard 1812 or mouse 1813 and receiving output 
reduced by machining holes 1701 at carefully chosen loca from computing device 1800 via display 1815 or speaker 
tions on template 302 thereby permitting overlay control 1814 . Other input mechanisms may be used to input data to 
over multiple lithography fields 201 simultaneously ( e . g . , computing device 1800 that are not shown in FIG . 18 , such 
reducing translation errors in X and Y , reducing magnifica - 20 as display 1815 having touch - screen capability and key 
tion errors in X and Y , reducing orthogonality errors , reduc board 1812 being a virtual keyboard . Computing device 
ing angular errors and reducing higher order errors in 1800 of FIG . 18 is not to be limited in scope to the elements 
overlay ) . It is not obvious as to where these holes 1701 depicted in FIG . 18 and may include fewer or additional 
should be made in template 302 . As a result , a topology elements than depicted in FIG . 18 . 
optimization algorithm ( discussed below ) is used for locat - 25 The present invention may be a system , a method , and / or 
ing the optimal locations of holes 1701 . In particular , the a computer program product . The computer program prod 
topology optimization algorithm optimizes the material lay - uct may include a computer readable storage medium ( or 
out within a given design space , for a given set of loads and media ) having computer readable program instructions 
boundary conditions , such that the resulting layout meets a thereon for causing a processor to carry out aspects of the 
prescribed set of performance targets . 30 present invention . 
In one embodiment , the topology optimization algorithm The computer readable storage medium can be a tangible 
may be implemented via a computing system as discussed device that can retain and store instructions for use by an 
below . instruction execution device . The computer readable storage 
Referring now to the Figures in detail , FIG . 18 illustrates medium may be , for example , but is not limited to , an 
an embodiment of the present invention of the hardware 35 electronic storage device , a magnetic storage device , an 
configuration of a computing device 1800 which is repre - optical storage device , an electromagnetic storage device , a 
sentative of a hardware environment for practicing the semiconductor storage device , or any suitable combination 
present invention . Computing device 1800 may be any type of the foregoing . A non - exhaustive list of more specific 
of computing device ( e . g . , portable computing unit , Personal examples of the computer readable storage medium includes 
Digital Assistant ( PDA ) , smartphone , laptop computer , 40 the following : a portable computer diskette , a hard disk , a 
mobile phone , navigation device , game console , desktop random access memory ( RAM ) , a read - only memory 
computer system , workstation , Internet appliance and the ( ROM ) , an erasable programmable read - only memory 
like ) configured with the capability of locating the optimal ( EPROM or Flash memory ) , a static random access memory 
locations of holes 1701 ( FIG . 17 ) . Referring to FIG . 18 , ( SRAM ) , a portable compact disc read - only memory ( CD 
computing device 1800 may have a processor 1801 coupled 45 ROM ) , a digital versatile disk ( DVD ) , a memory stick , a 
to various other components by system bus 1802 . An oper - floppy disk , a mechanically encoded device such as punch 
ating system 1803 may run on processor 1801 and provide cards or raised structures in a groove having instructions 
control and coordinate the functions of the various compo - recorded thereon , and any suitable combination of the fore 
nents of FIG . 18 . An application 1804 in accordance with the going . A computer readable storage medium , as used herein , 
principles of the present invention may run in conjunction 50 is not to be construed as being transitory signals per se , such 
with operating system 1803 and provide calls to operating as radio waves or other freely propagating electromagnetic 
system 1803 where the calls implement the various func waves , electromagnetic waves propagating through a wave 
tions or services to be performed by application 1804 . guide or other transmission media ( e . g . , light pulses passing 
Application 1804 may include , for example , an application through a fiber - optic cable ) , or electrical signals transmitted 
for locating the optimal locations of holes 1701 as discussed 55 through a wire . 
further below . Computer readable program instructions described herein 
Referring again to FIG . 18 , read - only memory ( “ ROM ” ) can be downloaded to respective computing / processing 
1805 may be coupled to system bus 1802 and include a basic devices from a computer readable storage medium or to an 
input / output system ( “ BIOS ” ) that controls certain basic external computer or external storage device via a network , 
functions of computing device 1800 . Random access 60 for example , the Internet , a local area network , a wide area 
memory ( “ RAM ” ) 1806 and disk adapter 1807 may also be network and / or a wireless network . The network may com 
coupled to system bus 1802 . It should be noted that software prise copper transmission cables , optical transmission fibers , 
components including operating system 1803 and applica - wireless transmission , routers , firewalls , switches , gateway 
tion 1804 may be loaded into RAM 1806 , which may be computers and / or edge servers . A network adapter card or 
computing device ' s 1800 main memory for execution . Disk 65 network interface in each computing / processing device 
adapter 1807 may be an integrated drive electronics ( “ IDE ” ) receives computer readable program instructions from the 
adapter that communicates with a disk unit 1808 , e . g . , disk network and forwards the computer readable program 
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instructions for storage in a computer readable storage gram products according to various embodiments of the 
medium within the respective computing / processing device . present invention . In this regard , each block in the flowchart 
Computer readable program instructions for carrying out or block diagrams may represent a module , segment , or 
operations of the present invention may be assembler portion of instructions , which comprises one or more 
instructions , instruction - set - architecture ( ISA ) instructions , 5 executable instructions for implementing the specified logi 
machine instructions , machine dependent instructions , cal function ( s ) . In some alternative implementations , the 
microcode , firmware instructions , state - setting data , or functions noted in the block may occur out of the order noted either source code or object code written in any combination in the figures . For example , two blocks shown in succession of one or more programming languages , including an object may , in fact , be executed substantially concurrently , or the oriented programming language such as Smalltalk , C + + or 10 i blocks may sometimes be executed in the reverse order , the like , and conventional procedural programming lan depending upon the functionality involved . It will also be guages , such as the “ C ” programming language or similar noted that each block of the block diagrams and / or flowchart programming languages . The computer readable program 
illustration , and combinations of blocks in the block dia instructions may execute entirely on the user ' s computer , 
partly on the user ' s computer , as a stand - alone software 15 grams and / or flowchart illustration , can be implemented by 
package , partly on the user ' s computer and partly on a special purpose hardware - based systems that perform the 
remote computer or entirely on the remote computer or specified functions or acts or carry out combinations of 
server . In the latter scenario , the remote computer may be special purpose hardware and computer instructions . 
connected to the user ' s computer through any type of As discussed above , a topology optimization algorithm is 
network , including a local area network ( LAN ) or a wide 20 used for locating the optimal locations of holes 1701 as 
area network ( WAN ) , or the connection may be made to an discussed below in connection with FIG . 19 . 
external computer ( for example , through the Internet using FIG . 19 is a flowchart of a method 1900 for locating the 
an Internet Service Provider ) . In some embodiments , elec - optimal location of holes 1701 ( FIG . 17 ) in a template 302 
tronic circuitry including , for example , programmable logic ( FIG . 17 ) in accordance with an embodiment of the present 
circuitry , field - programmable gate arrays ( FPGA ) , or pro - 25 invention . 
grammable logic arrays ( PLA ) may execute the computer In particular , the topology optimization algorithm opti 
readable program instructions by utilizing state information mizes the material layout within a given design space , for a 
of the computer readable program instructions to personalize given set of loads and boundary conditions , such that the the electronic circuitry , in order to perform aspects of the resulting layout meets a prescribed set of performance 
present invention . 30 targets . Aspects of the present invention are described herein with Referring to FIG . 19 , in conjunction with FIGS . 3 - 4 , reference to flowchart illustrations and / or block diagrams of 5A - 5C and 17 - 18 , in step 1901 , computing device 1800 methods , apparatus ( systems ) , and computer program prod receives an initial population of optimization parameters , ucts according to embodiments of the invention . It will be such as the template density matrix and the correction force understood that each block of the flowchart illustrations 35 locations . and / or block diagrams , and combinations of blocks in the In step 1902 , computing device 1800 calculates the com flowchart illustrations and / or block diagrams , can be imple pliance matrix of template 302 for the current set of param mented by computer readable program instructions . 
eters . These computer readable program instructions may be With respect to the compliance matrix for template actua provided to a processor of a general purpose computer , 40 tion and residual error calculation , the general deformation special purpose computer , or other programmable data pro state of the template due to forces applied at the sides can be cessing apparatus to produce a machine , such that the found using the Navier - Cauchy equations : instructions , which execute via the processor of the com 
puter or other programmable data processing apparatus , 
create means for implementing the functions / acts specified 45 
in the flowchart and / or block diagram block or blocks . These 1 _ V ( V . ü ) + V2? + = = 0 
computer readable program instructions may also be stored 
in a computer readable storage medium that can direct a 
computer , a programmable data processing apparatus , and / where , ? is the deformation field , F is the body force , v is 
or other devices to function in a particular manner , such that 50 Poisson ' s ratio and u is the shear modulus . Since this is 
the computer readable storage medium having instructions linear in ? , template deformation at the grid points can be 
stored therein comprises an article of manufacture including described more simply by the following equation : 
instructions which implement aspects of the function / act 
specified in the flowchart and / or block diagram block or C ' * { Ftemplate } = { 8 } 
blocks . 55 
The computer readable program instructions may also be where , { Ftemplate ) is the vector of forces applied at the sides 
loaded onto a computer , other programmable data process of the template , { 8 } is the vector of template deformation at 
ing apparatus , or other device to cause a series of operational the grid points and C is the template compliance matrix . 
steps to be performed on the computer , other programmable Three force components of { Ftemplate } must be used for 
apparatus or other device to produce a computer imple - 60 so maintaining static equilibrium of the template . These three will be linearly dependent on the remaining force compo mented process , such that the instructions which execute on 
the computer , other programmable apparatus , or other nents . { Ftemplate ) can be expressed in terms of the indepen 
device implement the functions / acts specified in the flow dent force combinations as follows : 
chart and / or block diagram block or blocks . 
The flowchart and block diagrams in the Figures illustrate 65 { F template ) noFx1 = { FN template } noFx ( noF - 3 ) QnoFx1 
the architecture , functionality , and operation of possible where , noF is the total number of template correction forces 
implementations of systems , methods , and computer pro - and , Onofxi is the vector of degrees of activation of the basis 
WI 
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set of forces { FN template ) noFx ( noF - 3 ) . The template correction threshold value , then , in step 1907 , computing device 1800 
equation now becomes : selects , recombines and mutates the population of optimi 
{ C * { FNremplate } } * @ = { 8 } zation parameters , such as the template density matrix and the correction force locations . The compliance matrix of 
C * { FNtemplate } ( referred to herein as Ctemplate ) can be 5 template 302 is then recalculated for the new set of param 
found by solving the general plate deformation equation for eters . 
unit activations of the basis force combinations and assem In one embodiment , the algorithm of method 1900 is built 
bling the resulting deformation vectors into a matrix . around a plane stress finite element analysis of template 302 . 
{ Ftemplate } required for optimally correcting { 8 } is found by Template 302 is first meshed to calculate the displacements 
solving an optimization problem for minimizing the maxi - 10 associated with boundary forces . To represent an arbitrary 
mum residual overlay error : topology , a density factor “ p ” is associated with each 
min w meshed element . p can either be one or zero ( to avoid 
where , computational problems a small number is usually used 
wz { 8 } - Ctemplate * a instead of zero ) , corresponding to the presence or absence of material at that element . Four geometrical parameters are 
w2Ctemplate * a - { 8 } chosen to locate the force application points around template 
302 . Given the meshed state , the p matrix and the correction 
- Fus { FNtemplate } * assFt force locations ( and magnitudes ) , a finite element solution 
where , w is the maximum residual overlay error in X and Y , can be obtained . The template compliance matrix ( Ctemplate ) 
and F , is the limiting compressive / tensile force . This is a 20 20 can be obtained by finding finite element solutions for all the 
linear programming problem and can be solved using com basis force combinations . The maximum residual overlay error can then be obtained as discussed above . This is the monly available mathematical programming software . 
With respect to the compliance matrix for wafer thermal output of the objective function . In one embodiment , the 
actuation and residual error calculation , wafer thermal cor optimization procedure used to minimize this output is a 25 genetic algorithm ( referred to as GA ) . The reason for rection can also be described by a linear equation : choosing GA is that it requires only first order function 
Cthermal * { T } = { 8 } calculations , and is well suited for the objective function 
where , { T } is the set of temperatures applied at the thermal here , which is neither continuous nor differentiable . In one 
actuators ( relative to the reference temperature of 298K ) , embodiment , Matlab® ' s GA toolbox is used for the actual 
{ 8 } is the vector of wafer deformation at the grid points and 30 implementation . 
Cthermal is the thermal compliance matrix . Like template FIG . 20 illustrates the topology and force location opti 
actuation , { T } required for optimally correcting { 8 } is found mized template geometry in accordance with an embodi 
by solving an optimization problem for minimizing the ment of the present invention . Referring to FIG . 20 , regions 
maximum residual overlay error : 2001 are where template 302 needs to be machined out . 
min w 35 Regions 201A - 201B indicate the locations of the two fields . 
where , Furthermore , marks 2002 are force application points . 
As illustrated in FIG . 20 , in one embodiment , only a 
wz { d } - Cthermal * { T } quarter of template 302 is used for topology optimization . 
This is done in order to reduce the amount of computation 
w2Cthermal * { T } - { 8 } 40 required and impart the optimized template mirror symme 
try . 
- Tzs { T } sT It can be seen that template 302 performs significantly 
In step 1903 , computing device 1800 determines the better than Yin ' s uniformly solid template for dual - field 
residual error for each of the error cases ( e . g . , translation overlay as shown in Table 2 of FIG . 21 in accordance with 
errors in X and Y , magnification errors in X and Y , orthogo - 45 an embodiment of the present invention . 
nality errors , angular errors , higher order errors in overlay ) One aspect to note about the disclosed algorithm is that it 
using the compliance matrix . can easily accommodate new constraints that might be 
In step 1904 , computing device 1800 identifies the maxi - present in some specific J - FIL applications . For example , 
mum residual error out of the determined residual errors . one could find an optimized template for only theta errors 
In step 1905 , a determination is made by computing 50 and reduce the available optimization region to a cross in the 
device 1800 as to whether the maximum residual error center of the template . 
converges or if the number of iterations exceeds a threshold In addition to controlling overlay by actuating template 
value , where such a threshold value could be user - selected . 302 , the present invention may control overlay via wafer 
With respect to the maximum residual error converging , thermal actuation . In one embodiment , wafer 2201 ( FIGS . 
there are a variety of criterions that could be used to define 55 22A - 22B ) is heated and cooled in a controlled fashion at 
convergence . One common criterion is the fractional change multiple spots in such a way that the resultant thermal 
in the objective function . When the fractional change goes expansion and contraction results in overlay reduction ( re 
below a preset value , convergence is said to be achieved . ducing errors , such as translation errors in X and Y , mag 
If the maximum residual error has converged or if the nification errors in X and Y , orthogonality errors , angular 
number of iterations has exceeded a threshold value , then the 60 errors and higher order errors in overlay ) . FIGS . 22A - 22B 
population of optimization parameters , such as the template illustrate a 300 mm wafer system 2200 with a wafer 2201 
density matrix and the correction force locations , has been that includes exemplary dual - field configuration 201A - 201B 
optimized . As a result , computing device 1800 , in step 1906 , and thermal actuators ( heaters / coolers ) placed underneath in 
selects such population of optimization parameters to be accordance with an embodiment of the present invention . 
utilized to place holes 1701 in template 302 . 65 Referring to FIGS . 22A - 22B , in one embodiment , a 6x8 
If , however , the maximum residual error has not con - ( exemplary ) grid of heating / cooling elements 2202 , 2203 , 
verged and the number of iterations has not exceeded a respectively , is placed underneath each field 201A , 201B . In 
14 
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one embodiment , heating / cooling elements 2202 , 2203 lead to heat transfer uniformity issues , since the wafer might 
operate on the peltier effect . In one embodiment , the rest of start losing contact with the pins in some regions . As a result , 
wafer 2201 is maintained at room temperature ( e . g . , 298 the chuck may utilize small vacuum pockets to prevent 
Kelvin ) wafer bowing due to gas back - pressure as shown in FIG . 26 
Table 3 of FIG . 12 shows the results of a computer 5 in accordance with an embodiment of the present invention . 
simulation for evaluating the performance of the wafer Referring to FIG . 26 , chuck 2600 is filled with a light gas 
thermal actuation method in accordance with an embodi 2601 , such as helium , surrounded with a seal 2602 . Chuck 
ment of the present invention . 2600 utilizes an array of vacuum pockets 2603 in the form 
Since thermal actuators are distributed in an areal fashion , of annular pins . These pins hold the wafer securely against 
more actuation degrees of freedom can generally be packed 10 the wafer chuck 2600 even when the bulk of the space 
per field 201 . This , along with the fact that thermal actuators between the wafer and the wafer chuck 2600 is filled with a 
are localized sources of isotropic expansion / contraction gas . Such a design enhances thermal conductivity between 
means that they can reduce magnification and translation the wafer and chuck 2600 using gas conduction , while 
type errors quite well . Also , overlay control does not dete - preventing wafer bowing at the same time . 
riorate as the number of fields is increased . Thus , if the errors 15 The descriptions of the various embodiments of the 
in a certain situation are mainly composed of magnification present invention have been presented for purposes of 
and translation components , then wafer thermal actuation is illustration , but are not intended to be exhaustive or limited 
an effective solution for dual - field , quad - field and even to the embodiments disclosed . Many modifications and 
whole wafer overlay . However , because of the isotropic variations will be apparent to those of ordinary skill in the 
nature of thermal actuation , theta and gamma errors may not 20 art without departing from the scope and spirit of the 
be reduced using thermal actuators alone . described embodiments . The terminology used herein was 
Thermal and template actuation techniques may be com - chosen to best explain the principles of the embodiments , the 
bined ( “ hybrid actuation scheme ” ) in a linear fashion . Table practical application or technical improvement over tech 
4 of FIG . 24 shows the simulated performance of the hybrid nologies found in the marketplace , or to enable others of 
actuation scheme for gamma and theta errors for dual and 25 ordinary skill in the art to understand the embodiments 
quad field cases in accordance with an embodiment of the disclosed herein . 
present invention . For the results in Table 4 , template 302 The invention claimed is : 
has not been topology optimized . 1 . A template , comprising : 
It can be seen that sub - 5 nm dual and quad field overlay multiple lithography fields for imprinting at multiple 
is possible using the hybrid actuation scheme . 30 locations simultaneously ; and 
With respect to the initial error limits for sub - 5 nm final multiple holes machined in unpatterned regions to reduce 
overlay using hybrid actuation , in Tables 2 - 4 ( see FIGS . 21 , inter - field mechanical coupling and permit overlay 
23 and 24 , respectively ) , actuation performance is evaluated control over said multiple lithography fields simulta 
only for six initial error cases , where only one field in a neously . 
multitude of fields has this error . This is ideal for evaluating 35 2 . The template as recited in claim 1 , wherein said 
how well an actuation scheme performs in independently multiple lithography fields are separated by unpatterned 
reducing overlay errors in one field while not affecting the regions . 
rest . In an actual lithography tool , however , fields might 3 . The template as recited in claim 1 , wherein imprint 
have multiple types of initial errors on every field in a material is confined to said multiple lithography fields 
multitude of fields . Error limits have been derived herein , for 40 printed by the use of recessed regions in said unpatterned 
both dual - field and quad - field overlay , which would ensure regions . 
sub - 5 nm residual overlay using hybrid actuation as shown 4 . The template as recited in claim 1 , wherein locations of 
in Table 5 of FIG . 25 . Table 5 of FIG . 25 shows the initial said holes are determined using an optimization algorithm 
error limits for sub - 5 nm final overlay using hybrid actuation using a population of optimization parameters . 
in accordance with an embodiment of the present invention . 45 5 . The template as recited in claim 4 , wherein said 
Actuation performance was tested for all combinations of optimization parameters comprise a template density matrix 
the error cases shown in Table 5 applied on any of the and correction force locations . 
two / four fields . These might serve as useful guidelines 6 . The template as recited in claim 1 , wherein locations of 
during template fabrication . said holes are selected based on optimizing overlay errors . 
An important factor in the design of chucks for thermal 50 7 . The template as recited in claim 1 , wherein said overlay 
overlay control is the temperature settling time . High set - control comprises reducing one of the following errors : 
tling time could compromise throughput , which is undesir - translation errors in X and Y , magnification errors in X and 
able since high throughput is the whole objective of multi - Y , orthogonality errors and angular errors . 
field overlay . Temperature settling time depends on the 8 . The template as recited in claim 1 , wherein said overlay 
thermal conductivities and thicknesses of the chuck and 55 control comprises reducing higher order errors in overlay . 
wafer , and the wafer - chuck and chuck - heater contact resis - 9 . A wafer system , comprising : 
tances . a wafer comprising an array of fields , wherein two or 
A common material for making wafer chucks in the more fields of said array of fields are lithography fields 
semiconductor industry is Silicon Carbide ( SiC ) . Since SiC for imprinting at multiple locations simultaneously ; 
has a significantly higher surface roughness than silicon , 60 and 
thermal contact between the two is poor . Thus , a regular a grid of heating / cooling elements underneath each of said 
pin - type SiC chuck would not be ideal here since the two or more lithography fields causing thermal expan 
wafer - pin contact resistance would be high . sion and contraction resulting in overlay reduction . 
One possible solution is to use a chuck with a light gas , 10 . The wafer system as recited in claim 9 , wherein said 
such as helium , filled in the space between the chuck and the 65 overlay reduction comprises reducing one of the following 
wafer . The light gas serves to improve thermal contact using errors : translation errors in X and Y , magnification errors in 
gas conduction . However , the higher back pressure might X and Y , orthogonality errors and angular errors . 
US 10 , 191 , 368 B2 
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11 . The wafer system as recited in claim 9 , wherein said 
overlay reduction comprises reducing higher order errors in 
overlay . 
12 . The wafer system as recited in claim 9 , wherein said 
heating / cooling elements operate on the peltier effect . 5 
13 . A system , comprising : 
a template comprising : 
multiple lithography fields for imprinting at multiple 
locations simultaneously ; and 
multiple holes machined in unpatterned regions to 10 
reduce inter - field mechanical coupling and permit 
overlay control over said multiple lithography fields 
simultaneously ; and 
a wafer system comprising : 
a wafer comprising an array of fields , wherein two or 15 
more fields of said array of fields are lithography 
fields for imprinting at multiple locations simultane 
ously ; and 
a grid of heating / cooling elements underneath each of 
said two or more lithography fields causing thermal 20 
expansion and contraction resulting in overlay con 
trol ; 
wherein said overlay control via said multiple holes and 
said grid of heating / cooling elements control overlay in 
a coordinated manner . 25 
14 . The system as recited in claim 13 , wherein said 
overlay control comprises reducing one of the following 
errors : translation errors in X and Y , magnification errors in 
X and Y , orthogonality errors and angular errors . 
15 . The system as recited in claim 13 , wherein said 30 
overlay control comprises reducing higher order errors in 
overlay . 
* * * * * 
